𝔖 Scriptorium
✦   LIBER   ✦

πŸ“

System-Level Validation: High-Level Modeling and Directed Test Generation Techniques

✍ Scribed by Mingsong Chen, Xiaoke Qin, Heon-Mo Koo, Prabhat Mishra (auth.)


Publisher
Springer-Verlag New York
Year
2013
Tongue
English
Leaves
258
Edition
1
Category
Library

⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Synopsis


This book covers state-of-the art techniques for high-level modeling and validation of complex hardware/software systems, including those with multicore architectures. Readers will learn to avoid time-consuming and error-prone validation from the comprehensive coverage of system-level validation, including high-level modeling of designs and faults, automated generation of directed tests, and efficient validation methodology using directed tests and assertions. The methodologies described in this book will help designers to improve the quality of their validation, performing as much validation as possible in the early stages of the design, while reducing the overall validation effort and cost.

✦ Table of Contents


Front Matter....Pages i-xxi
Introduction....Pages 1-17
Modeling and Specification of SoC Designs....Pages 19-42
Automated Generation of Directed Tests....Pages 43-59
Functional Test Compaction....Pages 61-78
Property Clustering and Learning Techniques....Pages 79-106
Decision Ordering Based Learning Techniques....Pages 107-127
Synchronized Generation of Directed Tests....Pages 129-143
Test Generation Using Design and Property Decompositions....Pages 145-168
Learning-Oriented Property Decomposition Approaches....Pages 169-184
Directed Test Generation for Multicore Architectures....Pages 185-200
Test Generation for Cache Coherence Validation....Pages 201-214
Reuse of System-Level Validation Efforts....Pages 215-234
Conclusions....Pages 235-238
Back Matter....Pages 239-247

✦ Subjects


Circuits and Systems; Electronics and Microelectronics, Instrumentation; Processor Architectures


πŸ“œ SIMILAR VOLUMES


System-level Test and Validation of Hard
✍ Z. Peng, M. Sonza Reorda, M. Violante (auth.), Professor Matteo Sonza Reorda, Pr πŸ“‚ Library πŸ“… 2005 πŸ› Springer-Verlag London 🌐 English

<p><P>New manufacturing technologies have made possible the integration of entire systems on a single chip. This new design paradigm, termed system-on-chip (SOC), together with its associated manufacturing problems, represents a real challenge for designers.</P><P>As well as giving rise to new desig

System-level Test and Validation of Hard
✍ Matteo Sonza Reorda, Zebo Peng, Massimo Violante πŸ“‚ Library πŸ“… 2005 πŸ› Springer 🌐 English

"System-level Test and Validation of Hardware/Software Systems provides a state-of-the-art overview of the current validation and test techniques by covering all aspects of the subject including: modeling of bugs and defects; stimulus generation for validation and test purposes (including timing err

High-Level System Modeling: Specificatio
✍ Ambar Sarkar, Ronald Waxman, James P. Cohoon (auth.), Jean-Michel BergΓ©, Oz Levi πŸ“‚ Library πŸ“… 1995 πŸ› Springer US 🌐 English

<p>A reactive system is one that is in continual interaction with its environment and executes at a pace determined by that environment. Examples of reactive systems are network protocols, air-traffic control systems, industrial-process control systems etc. Reactive systems are ubiquitous and repres

High-Level System Modeling: Specificatio
✍ Jean-Paul Calvez (auth.), Ronald Waxman, Jean-Michel BergΓ©, Oz Levia, Jacques Ro πŸ“‚ Library πŸ“… 1996 πŸ› Springer US 🌐 English

<p>In system design, generation of high-level abstract models that can be closely associated with evolving lower-level models provides designers with the ability to incrementally `test' an evolving design against a model of a specification. Such high-level models may deal with areas such as performa