✦ LIBER ✦

Fault-tolerant memory organization: Impact on chip yield and system cost

✍ Scribed by Naden, R.; West, F.

Book ID: 117922320
Publisher: IEEE
Year: 1974
Tongue: English
Weight: 386 KB
Volume: 10
Category: Article
ISSN: 0018-9464
DOI: 10.1109/tmag.1974.1058498

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Reconciling fault-tolerant distributed c

Reconciling fault-tolerant distributed computing and systems-on-chip

✍ Matthias Függer; Ulrich Schmid 📂 Article 📅 2011 🏛 Springer-Verlag 🌐 English ⚖ 1024 KB

The effect on yield and chip-area utiliz

The effect on yield and chip-area utilization of large fault-tolerant processor clusters

✍ Afzel Noore 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 309 KB

Interconnection network organization and

Interconnection network organization and its impact on performance and cost in shared memory multiprocessors

✍ Sunil Kim; Alexander V. Veidenbaum 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 698 KB

Interconnection network organization has a signi®cant impact on multiprocessor system performance. However, detailed and comprehensive studies of the performance and the eect of dierent organizations are virtually non-existent. In this study, three interconnection network organizations are evaluated

[IEEE 2011 IEEE International Symposium

[IEEE 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) - Vancouver, BC, Canada (2011.10.3-2011.10.5)] 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems - A Fault Tolerant Hierarchical Network on Chip Router Architecture

✍ Neishaburi, M.H.; Zilic, Zeljko 📂 Article 📅 2011 🏛 IEEE ⚖ 605 KB

[IEEE 2011 IEEE/IFIP 19th International

[IEEE 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (VLSI-SoC) - Kowloon, Hong Kong (2011.10.3-2011.10.5)] 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip - A fault-tolerant NoC using combined link sharing and partial fault link utilization scheme

✍ Ying Fei Teh, ; ZhiLiang Qian, ; Chi-Ying Tsui, 📂 Article 📅 2011 🏛 IEEE ⚖ 939 KB

[IEEE 2011 IEEE International Symposium

[IEEE 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) - Vancouver, BC, Canada (2011.10.3-2011.10.5)] 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems - Route-Aware Task Mapping Method for Fault-Tolerant 2D-Mesh Network-on-Chips

✍ Kutami, Hiroshi; Fukushima, Yusuke; Fukushi, Masaru; Yairi, Ikuko Eguchi; Hattor 📂 Article 📅 2011 🏛 IEEE ⚖ 810 KB