✦ LIBER ✦

Effect of the combination of surface finishes and solder balls on JEDEC drop reliability of chip-scale packages

✍ Scribed by Tong Hong Wang; Chung-Hung Tsai; Yi-Shao Lai

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Impact of the number of chips on the rel

✍ Yi-Ming Jen; Ying-Lung Wu; Chih-Kai Fang 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 459 KB

Effect of surface finish of substrate on

✍ Ja-Myeong Koo; Seung-Boo Jung 📂 Article 📅 2007 🏛 Springer-Verlag 🌐 English ⚖ 319 KB

Effect of surface finish on the failure

✍ Y. L. Lin; Y. S. Lai; C. M. Tsai; C. R. Kao 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 374 KB

Effects of solder joint structure and sh

✍ R.S. Chen; S.C. Tseng; C.S. Wan 📂 Article 📅 2005 🏛 Springer 🌐 English ⚖ 1006 KB

Influence of halogen-free compound and l

✍ Cho-Liang Chung; Liang-Tien Lu; Yao-Jung Lee 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 598 KB

Interface Analysis of Embedded Chip Resi

✍ Park, Se-Hoon; Kim, Sun Kyoung; Kim, Young-Ho 📂 Article 📅 2012 🏛 American Scientific Publishers 🌐 English ⚖ 983 KB