✦ LIBER ✦

Dual- Independent-Gate FinFETs for Low Power Logic Circuits

✍ Scribed by Rostami, M.; Mohanram, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Modeling and Circuit Synthesis for Indep

✍ Datta, A.; Goel, A.; Cakici, R.T.; Mahmoodi, H.; Lekshmanan, D.; Roy, K. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 761 KB

Cascadable adiabatic logic circuits for

✍ Reddy, N.S.S.; Satyam, M.; Kishore, K.L. 📂 Article 📅 2008 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 523 KB

Dual-threshold voltage techniques for lo

✍ Kao, J.T.; Chandrakasan, A.P. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 202 KB

Low-Power Gate Driver Circuit for TFT-LC

✍ Chih-Lung Lin; Chun-Da Tu; Chia-En Wu; Chia-Che Hung; Kwang-Jow Gan; Kuan-Wen Ch 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 981 KB

High performance low power CMOS dynamic

✍ Victor Navarro-Botello; Juan A. Montiel-Nelson; Saeid Nooshabadi 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 296 KB

A Gated Clock Scheme for Low Power Testi

✍ Yannick Bonhomme; Patrick Girard; Loïs Guiller; Christian Landrault; Serge Pravo 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 289 KB