✦ LIBER ✦

Dual-threshold voltage techniques for low-power digital circuits

✍ Scribed by Kao, J.T.; Chandrakasan, A.P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and optimization of dual-threshol

✍ Wei, L.; Chen, Z.; Roy, K.; Johnson, M.C.; Ye, Y.; De, V.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 438 KB

Level-shifter free design of low power d

✍ Diril, A.U.; Dhillon, Y.S.; Chatterjee, A.; Singh, A.D. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 201 KB

Design of Low Power Digital Multiplier U

✍ L. Raja; B.M. Prabhu; K. Thanushkodi 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 473 KB

Fully-Depleted SOI CMOS Technology for L

✍ D. Flandre; J. P. Colinge; J. Chen; D. De Ceuster; J. P. Eggermont; L. Ferreira; 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 283 KB

Low-voltage low-power operational amplif

✍ Fan, M.; Ren, J.; Guo, Y.; Li, Y.; Li, N.; Ye, F.; Xu, J. 📂 Article 📅 2009 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 176 KB

DTMOS Technique for Low-Voltage Analog C

✍ Maymandi-Nejad, M.; Sachdev, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 499 KB