✦ LIBER ✦

Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages

✍ Scribed by Diril, A.U.; Dhillon, Y.S.; Chatterjee, A.; Singh, A.D.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and optimization of dual-threshol

✍ Wei, L.; Chen, Z.; Roy, K.; Johnson, M.C.; Ye, Y.; De, V.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 438 KB

Design of Low Power Digital Multiplier U

✍ L. Raja; B.M. Prabhu; K. Thanushkodi 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 473 KB

Gate-level voltage scaling for low-power

✍ Yeh, C.; Chang, M.-C. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 502 KB

[ACM Press the 1999 international sympos

✍ Sundararajan, Vijay; Parhi, Keshab K. 📂 Article 📅 1999 🏛 ACM Press ⚖ 733 KB

[IEEE 2011 IEEE 9th International New Ci

✍ Osaki, Yuji; Hirose, Tetsuya; Kuroki, Nobutaka; Numa, Masahiro 📂 Article 📅 2011 🏛 IEEE ⚖ 136 KB

[IEEE ICECS 2001. 8th IEEE International

✍ Arias, J.; Quintanilla, L.; Enriquez, L.; Vicente, J.; Barbolla, J.; Vazquez, D. 📂 Article 📅 2001 🏛 IEEE ⚖ 326 KB