✦ LIBER ✦

Design of Testable Logic Circuits

✍ Scribed by Taylor, G.E.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of Testable CMOS Logic Circuits U

✍ Jha, N.K.; Abraham, J.A. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 992 KB

Design of testable logic circuits: Autho

✍ G.W.A.D. 📂 Article 📅 1984 🏛 Elsevier Science 🌐 English ⚖ 54 KB

On masking of redundant faults in synchr

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 338 KB

[IEEE 2010 13th Euromicro Conference on

✍ Sen, Bibhash; Sengupta, Anik; Dalui, Mamata; Sikdar, Biplab K. 📂 Article 📅 2010 🏛 IEEE ⚖ 373 KB

Constructing Online Testable Circuits Us

✍ Mahammad, S.N.; Veezhinathan, K. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 240 KB

Design for testability of sequential cir

✍ Sun, X.; Lombardi, F. 📂 Article 📅 1994 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 599 KB