✦ LIBER ✦

Design for testability of sequential circuits

✍ Scribed by Sun, X.; Lombardi, F.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On masking of redundant faults in synchr

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 338 KB

Designing asynchronous sequential circui

✍ Petlin, O.A.; Furber, S.B.; Romankevich, A.M.; Groll, V.V. 📂 Article 📅 1995 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 664 KB

Design of testable sequential circuits b

✍ Sujit Dey; Srimat T. Chakradhar 📂 Article 📅 1995 🏛 Springer US 🌐 English ⚖ 862 KB

The methodology of testability predictio

✍ Shiyi Xu; G. P. Dias 📂 Article 📅 1996 🏛 Springer 🌐 English ⚖ 780 KB

Design of modular digital circuits for t

✍ Kusiak, A.; Huang, C.-C. 📂 Article 📅 1997 🏛 IEEE ⚖ 224 KB

Transparent DFT: a design for testabilit

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 211 KB