๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Design of a High Performance DIP-Like Pin Array Package for Logic Devices

โœ Scribed by Deisch, C.; Gogal, J.; Stafford, J.


Book ID
117911472
Publisher
IEEE
Year
1983
Tongue
English
Weight
841 KB
Volume
6
Category
Article
ISSN
0148-6411

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


Thermal studies on pin grid array packag
๐Ÿ“‚ Article ๐Ÿ“… 1985 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 180 KB

An analytical method is described which provides estimates to first ordel of the number of either power or environmental cycle's leading to solder joint failure. Various parameter variations such as solder joint height, ceramic chip carrier (CCC) size, printed circuit substrate (PCS) material, etc.