✦ LIBER ✦

Design and test on chip for EMC

✍ Scribed by Vargas, F.

Book ID: 119807171
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 71 KB
Volume: 23
Category: Article
ISSN: 0740-7475
DOI: 10.1109/mdt.2006.143

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of Systems on a Chip: Design and

Design of Systems on a Chip: Design and Test || Embedded Core-based System-on-Chip Test Strategies

✍ Reis, Ricardo; Lubaszewski, Marcelo; Jess, Jochen A.G. 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 188 KB

Design Of Systems On A Chip / Marcello Lubaszewski, Ricardo Reise & Jachen A.g. Jess -- Microsystems Technology And Applications / J. Malcolm Wilkinson -- Core Architectures For Digital Media And The Associated Compilation Techniques / Jachen A.g. Jess -- Past, Present And Future Of Microprocessors

Design and Implementation of a TEM Strip

Design and Implementation of a TEM Stripline for EMC Testing

✍ Hilavin, Sezgin; Kustepeli, Alp 📂 Article 📅 2014 🏛 IEEE 🌐 English ⚖ 548 KB

Design, synthesis, and test of networks

Design, synthesis, and test of networks on chips

✍ Pande, P.P.; Grecu, C.; Ivanov, A.; Saleh, R.; De Micheli, G. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 149 KB

Optimisation of on-chip design-for-test

Optimisation of on-chip design-for-test infrastructure for maximal multi-site test throughput

✍ Goel, S.K.; Marinissen, E.J. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 645 KB

Design methodology for chip-on-chip appl

Design methodology for chip-on-chip applications

✍ Low, Y.L.; Frye, R.C.; O'Connor, K.J. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 167 KB

Design of hierarchical cellular automata

Design of hierarchical cellular automata for on-chip test pattern generator

✍ Sikdar, B.K.; Ganguly, N.; Chaudhuri, P.P. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 527 KB