✦ LIBER ✦

Design and optimization of buffer chains and logic circuits in a BiCMOS environment

✍ Scribed by Elrabaa, M.S.; Elmasry, M.I.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A delay model and optimization method of

✍ Shayan Zhang; Kalkur, T.S.; Lee, S.; Gatza, L. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 758 KB

Fault characterization, testing consider

✍ Salama, A.E.; Elmasry, M.I. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 303 KB

Optimization of high performance BiCMOS

✍ D. Al-Khalili; M.O. Esonu 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 802 KB

A joint gate sizing and buffer insertion

✍ Lowe, K.S.; Gulak, P.G. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 502 KB

Advances in optimization and design of s

✍ Chi Kin Chan; Shui Hung Hou; André Langevin 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 96 KB

Design and optimization of a buried chan

✍ P. Khare; D. Schroder; R. Sampson 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 306 KB