✦ LIBER ✦

A delay model and optimization method of a low-power BiCMOS logic circuit

✍ Scribed by Shayan Zhang; Kalkur, T.S.; Lee, S.; Gatza, L.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A joint gate sizing and buffer insertion

✍ Lowe, K.S.; Gulak, P.G. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 502 KB

Optimization of high performance BiCMOS

✍ D. Al-Khalili; M.O. Esonu 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 802 KB

Design and optimization of buffer chains

✍ Elrabaa, M.S.; Elmasry, M.I. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 867 KB

Noncomplementary BiCMOS logic and CMOS l

✍ Margala, M.; Durdle, N.G. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 129 KB

An analytical transient model for a 1.5

✍ Chiang, C.S.; Kuo, J.B. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 591 KB

A generalized algorithm for CMOS circuit

✍ F.S. Lai 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 818 KB