✦ LIBER ✦

A generalized algorithm for CMOS circuit delay, power, and area optimization

✍ Scribed by F.S. Lai

Book ID: 103395165
Publisher: Elsevier Science
Year: 1988
Tongue: English
Weight: 818 KB
Volume: 31
Category: Article
ISSN: 0038-1101
DOI: 10.1016/0038-1101(88)90009-3

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optimization of high performance BiCMOS

Optimization of high performance BiCMOS buffer circuit for chip area, delay and power dissipation

✍ D. Al-Khalili; M.O. Esonu 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 802 KB

Design methodology adopting normalized p

Design methodology adopting normalized power-delay-and-area product (N-PDAP) for digital-circuit optimization

✍ Sun-Ho Kim; Joo-Ae Lee; Daejeong Kim 📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 364 KB

An area and power optimization technique

An area and power optimization technique for CMOS bandgap voltage references

✍ Armin Tajalli; Mohammad Chahardori; Abbas Khodaverdi 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 568 KB

Optimal circuit clustering for delay min

Optimal circuit clustering for delay minimization under a more general delay model

✍ Sze, C.N.; Ting-Chi Wang 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 449 KB

Analytical estimation of propagation del

Analytical estimation of propagation delay and short-circuit power dissipation in CMOS gates

✍ Nikolaidis, S.; Chatzigeorgiou, A. 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 251 KB

An e$cient analytical method for calculating the propagation delay and the short-circuit power dissipation of CMOS gates is introduced in this paper. Key factors that determine the operation of a gate, such as the di!erent modes of operation of serially connected transistors, the starting point of c

Automated state model generation algorit

Automated state model generation algorithm for power circuits and systems

✍ Wasynczuk, O.; Sudhoff, S.D. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 646 KB