## Abstract A 2.4 GHz subthreshold CMOS low‐noise amplifier (LNA) employing current‐reuse technique is presented for the first time. The circuit measuring 1050 × 723 μm^2^ is designed using CHRT's 0.18 μm RF CMOS technology. With the push–pull configuration, the amplifier simulated using Spectre® h
Compact low-power 2.4 GHz QPSK modulator in CMOS
✍ Scribed by Ahmed M. El-Gabaly; Carlos E. Saavedra
- Publisher
- John Wiley and Sons
- Year
- 2009
- Tongue
- English
- Weight
- 303 KB
- Volume
- 51
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
A compact low‐power QPSK modulator is proposed for short‐range wireless communications using a new pass‐transistor logic circuit. It is experimentally demonstrated in the unlicensed 2.4 GHz ISM frequency band using standard 0.18 μm CMOS technology, with the data rates well exceeding 100 Mbps. The core circuit occupies only 505 μm by 435 μm and consumes less than 19 mW from 1.8 V. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 1344–1348, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24300
📜 SIMILAR VOLUMES
## Abstract A fully integrated 2.4‐GHz CMOS receiver IC for the low‐power wireless personal area network (WPAN) is reported. In the proposed receiver, low power operation is achieved by using low voltage linear RF front‐end circuit based on current mirror amplifier based mixer and the interleaved a
## Abstract Originally published Microwave Opt Technol Lett 50: 2345–2348, 2008. © 2008 Wiley Periodicals, Inc. Microwave Opt Technol Lett 50: 3280, 2008; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.23901
## Abstract This article presents a 2.4‐/5.7‐GHz dual‐band low‐power direct‐conversion CMOS RF receiver for the 802.11a/b/g WLAN applications. The RF receiver includes a low noise amplifier (LNA) with dual input stages and dual switches for each of 2.4/5.7‐GHz applications. This design can substitu
## Abstract A 5.2 GHz, 0.43 V voltage‐controlled oscillator (VCO) is designed and implemented in a 0.18 μm CMOS 1P6M process. The designed circuit topology consists of two parallel LC resonators in series with the gates of negative differential resistance transistors. At the supply voltage of 0.43
## Abstract A 1.2‐V fully integrated 0.35‐μm inductively degenerated common source CMOS low‐noise amplifier has been demonstrated at 2.4 GHz in this paper. A simple common source configuration can be operated at lower voltage and has lower output impedance when compared with a conventional high out