✦ LIBER ✦

Comments on "An Algorithm for Synthesis of Multiple-Output Combinational Logic"

✍ Scribed by Davidson, E.S.; Metze, G.

Book ID: 114605518
Publisher: IEEE
Year: 1968
Tongue: English
Weight: 305 KB
Volume: C-17
Category: Article
ISSN: 0018-9340
DOI: 10.1109/tc.1968.226866

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An approximate method for the synthesis

An approximate method for the synthesis of multiple-output combinational networks

✍ A. Grasselli; R. Stefanelli 📂 Article 📅 1966 🏛 Springer Milan 🌐 English ⚖ 781 KB

An Algorithm for the Generation of Test

An Algorithm for the Generation of Test Sets for Combinational Logic Networks

✍ Wang, D.T. 📂 Article 📅 1975 🏛 IEEE 🌐 English ⚖ 976 KB

An algorithm for stuck-at fault coverage

An algorithm for stuck-at fault coverage analysis of combinational and sequential logic circuits

✍ Leonard J. Tung 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 726 KB

An algorithm for stuck-at fault coverage analysis of digital logic circuits is presented. Based on a recently developed stuck-at fault model, the algorithm determines the effectiveness of a given test input set. The algorithm is applicable for studying sequential logic circuits, as well as combinati

An Algorithm for Synthesis of Reversible

An Algorithm for Synthesis of Reversible Logic Circuits

✍ Gupta, P.; Agrawal, A.; Jha, N.K. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 537 KB

A method for multiple-level logic synthe

A method for multiple-level logic synthesis based on the simulated annealing algorithm

✍ Juan Lanchares; JoséIgnacio Hidalgo; Juan Manuel Sánchez 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 560 KB

An algorithm for multiple fault detectio

An algorithm for multiple fault detection in combinational logic networks : Suresh Rai and K. K. Aggarwal. Int. J. Electron.44, (6) 647 (1978)

📂 Article 📅 1978 🏛 Elsevier Science 🌐 English ⚖ 119 KB