𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Characterization and modeling of on-wafer single and multiple vias for CMOS RFICS

✍ Scribed by Xiaomeng Shi; Kiat Seng Yeo; Manh Anh Do; Chirn Chye Boon


Book ID
102521870
Publisher
John Wiley and Sons
Year
2008
Tongue
English
Weight
163 KB
Volume
50
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis


Abstract

Characterization of on‐wafer vias using a 0.18‐μm RF CMOS technology is presented. Equivalent resistance and inductance of a single via and multiple vias with different physical arrangements are extracted from full wave simulations up to 30 GHz. An equivalent circuit model with frequency‐independent components is proposed to model the frequency‐dependent characteristics of the vias. © 2008 Wiley Periodicals, Inc. Microwave Opt Technol Lett 50: 713–715, 2008; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.23173


📜 SIMILAR VOLUMES


Characterization of on-chip miniature mu
✍ Jian-Yong Xie; Wen-Yan Yin; Jinglin Shi; Kai Kang; Zhizhang David Chen 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 436 KB

## Abstract Several existing closed‐form equations for calculating DC inductance and resistance of single‐spiral inductors are examined at first, and the most accurate formula is chosen for characterizing the DC inductance of multilayer spiral inductors. The partial element equivalent circuit (PEEC

Characterization of on-chip miniature mu
✍ Jian-Yong Xie; Wen-Yan Yin; Jinglin Shi; Kai Kang; Zhizhang (David) Chen 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 419 KB

## Abstract Several existing closed‐form equations for calculating DC inductance and resistance of single‐spiral inductors are examined at first, and the most accurate formula is chosen for characterizing the DC inductance of multi‐layer spiral inductors. The partial element equivalent circuit (PEE