✦ LIBER ✦

Buffer minimization in pass transistor logic

✍ Scribed by Zhou, H.; Aziz, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Differential pass-transistor logic

✍ Pasternak, J.H.; Salama, C.A.T. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 549 KB

CMOS differential pass-transistor logic

✍ Pasternak, J.H.; Shubat, A.S.; Salama, C.A.T. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 911 KB

GaAs MESFET differential pass-transistor

✍ Pasternak, J.H.; Salama, C.A.T. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 897 KB

Low-power logic styles: CMOS versus pass

✍ Zimmermann, R.; Fichtner, W. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 314 KB

PTM: technology mapper for pass-transist

✍ Zhuang, N.; Scotti, M.V.; Cheung, P.Y.K. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 627 KB

A Study of n-MOS Natural Transistor for

✍ Srivastava, A. 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 207 KB