✦ LIBER ✦

PTM: technology mapper for pass-transistor logic

✍ Scribed by Zhuang, N.; Scotti, M.V.; Cheung, P.Y.K.

Book ID: 114448089
Publisher: The Institution of Electrical Engineers
Year: 1999
Tongue: English
Weight: 627 KB
Volume: 146
Category: Article
ISSN: 1350-2387
DOI: 10.1049/ip-cdt:1990244

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Multi-level factorisation technique for

Multi-level factorisation technique for pass transistor logic

✍ Jaekel, A.; Bandyopadhyay, S.; Jullien, G.A. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 740 KB

A Study of n-MOS Natural Transistor for

A Study of n-MOS Natural Transistor for Pass Transistor Logic

✍ Srivastava, A. 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 207 KB

Complementary pass-transistor energy rec

Complementary pass-transistor energy recovery logic for low-power applications

✍ Chang, R.C.; Hung, P.-C.; Wang, I.-H. 📂 Article 📅 2002 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 684 KB

Differential and pass-transistor CMOS lo

Differential and pass-transistor CMOS logic for high performance systems

✍ Vojin G. Oklobdzija 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 668 KB

This paper presents a review of differential and pass-transistor logic used in today's high performance systems. Various circuit and logic design styles used in contemporary high performance processors have been reviewed. The new logic is advantageous over standard CMOS in terms of performance and v

Low-power circuit implementation for par

Low-power circuit implementation for partial-product addition using pass-transistor logic

✍ Law, C.F.; Rofail, S.S.; Yeo, K.S. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 646 KB

Dynamic threshold pass-transistor logic

Dynamic threshold pass-transistor logic for improved delay at lower power supply voltages

✍ Lindert, N.; Sugii, T.; Tang, S.; Chenming Hu 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 104 KB