✦ LIBER ✦

Multi-level factorisation technique for pass transistor logic

✍ Scribed by Jaekel, A.; Bandyopadhyay, S.; Jullien, G.A.

Book ID: 114447637
Publisher: The Institution of Electrical Engineers
Year: 1998
Tongue: English
Weight: 740 KB
Volume: 145
Category: Article
ISSN: 1350-2409
DOI: 10.1049/ip-cds:19981737

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

PTM: technology mapper for pass-transist

PTM: technology mapper for pass-transistor logic

✍ Zhuang, N.; Scotti, M.V.; Cheung, P.Y.K. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 627 KB

A Study of n-MOS Natural Transistor for

A Study of n-MOS Natural Transistor for Pass Transistor Logic

✍ Srivastava, A. 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 207 KB

Improving two-level logic minimization t

Improving two-level logic minimization technique for low power driven multi-level logic re-synthesis

✍ Hoon Choi; Ho Hwang Seung 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 79 KB

Complementary pass-transistor energy rec

Complementary pass-transistor energy recovery logic for low-power applications

✍ Chang, R.C.; Hung, P.-C.; Wang, I.-H. 📂 Article 📅 2002 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 684 KB

Differential and pass-transistor CMOS lo

Differential and pass-transistor CMOS logic for high performance systems

✍ Vojin G. Oklobdzija 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 668 KB

This paper presents a review of differential and pass-transistor logic used in today's high performance systems. Various circuit and logic design styles used in contemporary high performance processors have been reviewed. The new logic is advantageous over standard CMOS in terms of performance and v

Performance analysis of a two-level carr

Performance analysis of a two-level carry-skip adder implemented in complementary pass-transistor logic

✍ Antonio G.M. Strollo; Ettore Napoli 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 478 KB

Performance evaluation of a two-level carry-skip adder using complementary pass-transistor logic (CPL) is presented in this paper. The adder is compared with a fulI-CMOS version of the two-level carry-skip architecture, with a carry-lookahead adder automatically generated with ALLIANCE CAD tools and