✦ LIBER ✦

CMOS differential pass-transistor logic design

✍ Scribed by Pasternak, J.H.; Shubat, A.S.; Salama, C.A.T.

Book ID: 119798697
Publisher: IEEE
Year: 1987
Tongue: English
Weight: 911 KB
Volume: 22
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1987.1052705

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of submicrometer CMOS differentia

Design of submicrometer CMOS differential pass-transistor logic circuits

✍ Pasternak, J.H.; Salama, C.A.T. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 1018 KB

Differential pass-transistor logic

✍ Pasternak, J.H.; Salama, C.A.T. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 549 KB

Differential and pass-transistor CMOS lo

Differential and pass-transistor CMOS logic for high performance systems

✍ Vojin G. Oklobdzija 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 668 KB

This paper presents a review of differential and pass-transistor logic used in today's high performance systems. Various circuit and logic design styles used in contemporary high performance processors have been reviewed. The new logic is advantageous over standard CMOS in terms of performance and v

Low-power logic styles: CMOS versus pass

Low-power logic styles: CMOS versus pass-transistor logic

✍ Zimmermann, R.; Fichtner, W. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 314 KB

GaAs MESFET differential pass-transistor

GaAs MESFET differential pass-transistor logic

✍ Pasternak, J.H.; Salama, C.A.T. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 897 KB

Self-checking CMOS circuits using pass-t

Self-checking CMOS circuits using pass-transistor logic

✍ Kanji Hirabayashi 📂 Article 📅 1991 🏛 Springer US 🌐 English ⚖ 193 KB

This article presents a new approach to implementing self-checking circuits in CMOS technology. Implementations are made self-checking with respect to a single line stuck-at 0/1 fault. It is assumed that stuck faults at a common gate of neighboring PMOS and NMOS are not independent and the contact b