𝔖 Bobbio Scriptorium

✦ LIBER ✦

Bridging fault modeling and simulation for deep submicron CMOS ICs

✍ Scribed by Favalli, M.; Dalpasso, M.

Book ID: 118698282
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 373 KB
Volume: 21
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2002.800457

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A new model for thermal channel noise of

A new model for thermal channel noise of deep-submicron MOSFETs and its application in RF-CMOS design

✍ Knoblinger, G.; Klein, P.; Tiebout, H. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 336 KB

A general approach to compact threshold

A general approach to compact threshold voltage formulation based on 2D numerical simulation and experimental correlation for deep-submicron ULSI technology development [CMOS]

✍ Xing Zhou; Khee Yong Lim; Lim, D. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 214 KB

[IEEE 1995 IEEE TENCON. IEEE Region 10 I

[IEEE 1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. - Hong Kong (6-10 Nov. 1995)] 1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings - Deep-submicron MOSFET modeling for circuit simulation

✍ Min-Chie Jeng, ; Zhihong Liu, ; Yuhua Cheng, 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 507 KB

[IEEE SISPAD '97. 1997 International Con

[IEEE SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest - Cambridge, MA, USA (8-10 Sept. 1997)] SISPAD '97. 1997 International Conference on Simulation of Semiconductor Processes and Devices. Technical Digest - Accurate models for CMOS scaling and gate delay in deep sub-micron regime

✍ Kai Chen, ; Chenming Hu, ; Peng Fang, ; Gupta, A.; Ming Ren Lin, ; Wollesen, D.L 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 289 KB