✦ LIBER ✦

BIST-Based Delay-Fault Testing in FPGAs

✍ Scribed by Miron Abramovici; Charles E. Stroud

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay Fault Testing of Look-Up Tables in

✍ Patrick Girard; Olivier Héron; Serge Pravossoudovitch; Michel Renovell 📂 Article 📅 2005 🏛 Springer US 🌐 English ⚖ 773 KB

An Efficient BIST Architecture for Delay

✍ Patrick Girard; Olivier Héron; Serge Pravossoudovitch; Michel Renovell 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 855 KB

An Automated BIST Architecture for Testi

✍ Jack Smith; Tian Xia; Charles Stroud 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 451 KB

BIST-based test and diagnosis of FPGA lo

✍ Abramovici, M.; Stroud, C.E. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 227 KB

Design-specific path delay testing in lo

✍ Menon, P.R.; Weifeng Xu; Tessier, R. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 254 KB

A Scan-BIST Structure to Test Delay Faul

✍ P. Girard; C. Landrault; V. Moreda; S. Pravossoudovitch; A. Virazel 📂 Article 📅 1999 🏛 Springer US 🌐 English ⚖ 114 KB