𝔖 Bobbio Scriptorium

✦ LIBER ✦

Design-specific path delay testing in lookup-table-based FPGAs

✍ Scribed by Menon, P.R.; Weifeng Xu; Tessier, R.

Book ID: 117907518
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 254 KB
Volume: 25
Category: Article
ISSN: 0278-0070
DOI: 10.1109/tcad.2005.855955

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay Fault Testing of Look-Up Tables in

Delay Fault Testing of Look-Up Tables in SRAM-Based FPGAs

✍ Patrick Girard; Olivier Héron; Serge Pravossoudovitch; Michel Renovell 📂 Article 📅 2005 🏛 Springer US 🌐 English ⚖ 773 KB

[IEEE Comput. Soc. Press 1992 IEEE Inter

[IEEE Comput. Soc. Press 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors - Cambridge, MA, USA (11-14 Oct. 1992)] Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors - Routability-driven technology mapping for lookup table-based FPGAs

✍ Schlag, M.; Kong, J.; Chan, P.K. 📂 Article 📅 1992 🏛 IEEE Comput. Soc. Press 🌐 English ⚖ 432 KB

[ACM 33rd Design Automation Conference -

[ACM 33rd Design Automation Conference - Las Vegas, NV, USA (3-7 June 1996)] 33rd Design Automation Conference Proceedings, 1996 - A satisfiability-based test generator for path delay faults in combinational circuits

✍ Chih-Ang Chen, ; Gupta, S.K. 📂 Article 📅 1996 🏛 ACM ⚖ 629 KB