𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Analysis of on-chip spiral inductors using the distributed capacitance model

✍ Scribed by Chia-Hsin Wu; Chih-Chun Tang; Shen-Iuan Liu

Book ID
115528439
Publisher
IEEE
Year
2003
Tongue
English
Weight
809 KB
Volume
38
Category
Article
ISSN
0018-9200

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Scalable distributed-capacitance model f
Scalable distributed-capacitance model for silicon on-chip spiral inductors
✍ Fengyi Huang; Jingxue Lu; Nan Jiang πŸ“‚ Article πŸ“… 2006 πŸ› John Wiley and Sons 🌐 English βš– 184 KB

## Abstract We present physics‐based modeling for silicon on‐chip spiral inductors, taking into account the coupling capacitance between metal spirals. The coupling capacitance __C__~__p__~ is calculated using a distributed‐capacitance model based on finite‐element analysis. As demonstrated for a s

Model description and parameter extracti
Model description and parameter extraction of on-chip spiral inductors for MMICs
✍ W. Y. Yin; S. J. Pan; L. W. Li; Y. B. Gan πŸ“‚ Article πŸ“… 2004 πŸ› John Wiley and Sons 🌐 English βš– 216 KB

A statistical description of the global performance of on-chip spiral inductors, based on extensive measurement is presented. These inductors were fabricated with different turn numbers or track lengths/track widths, but with the same spacing. From the S parameters measured using a de-embedding tech