<p><P>This book is motivated by the challenges faced in designing reliable integratedsystems using modern VLSI processes. The reliable operation of Integrated Circuits (ICs) has become increasingly difficult to achieve in the deep sub-micron (DSM) era. With continuously decreasing device feature siz
Analysis and Design of Resilient VLSI Circuits: Mitigating Soft Errors and Process Variations
β Scribed by Rajesh Garg, Sunil P. Khatri (auth.)
- Publisher
- Springer US
- Year
- 2010
- Tongue
- English
- Leaves
- 223
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
This book is motivated by the challenges faced in designing reliable integratedsystems using modern VLSI processes. The reliable operation of Integrated Circuits (ICs) has become increasingly difficult to achieve in the deep sub-micron (DSM) era. With continuously decreasing device feature sizes, combined with lower supply voltages and higher operating frequencies, the noise immunity of VLSI circuits is decreasing alarmingly. Thus, VLSI circuits are becoming more vulnerable to noise effects such as crosstalk, power supply variations and radiation-induced soft errors.
This book describes the design of resilient VLSI circuits. It presents algorithms to analyze the detrimental effects of radiation particle strikes and processing variations on the electrical behavior of VLSI circuits, as well as circuit design techniques to mitigate the impact of these problems.
- Describes the state of the art in the areas of radiation tolerant circuit design and process variation tolerant circuit design;
- Presents analytical approaches to test efficiently the severity of electrical effects of radiation/process variations, as well as techniques to minimize the effects due to these two problems;
- Distills content oriented toward nuclear engineers into leading-edge algorithms and techniques that can be understood easily and applied by VLSI designers.
β¦ Table of Contents
Front Matter....Pages 1-18
Introduction....Pages 1-17
Front Matter....Pages 20-20
Analytical Determination of Radiation-induced Pulse Width in Combinational Circuits....Pages 21-40
Analytical Determination of the Radiation-induced Pulse Shape....Pages 41-58
Modeling Dynamic Stability of SRAMs in the Presence of Radiation Particle Strikes....Pages 59-70
3D Simulation and Analysis of the Radiation Tolerance of Voltage Scaled Digital Circuits....Pages 71-86
Clamping Diode-based Radiation Tolerant Circuit Design Approach....Pages 87-108
Split-output-based Radiation Tolerant Circuit Design Approach....Pages 109-127
Front Matter....Pages 130-130
Sensitizable Statistical Timing Analysis....Pages 131-151
A Variation Tolerant Combinational Circuit Design Approach Using Parallel Gates....Pages 153-171
Process Variation Tolerant Single-supply True Voltage Level Shifter....Pages 173-188
Conclusions and Future Directions....Pages 189-193
Back Matter....Pages 1-17
β¦ Subjects
Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design
π SIMILAR VOLUMES
<p><p>This book is intended for readers who are interested in the design of robust and reliable electronic digital systems. The authors cover emerging trends in design of todayβs reliable electronic systems which are applicable to safety-critical applications, such as automotive or healthcare electr
<p><span>This book evaluates the influence of process variations (e.g. work-function fluctuations) and radiation-induced soft errors in a set of logic cells using FinFET technology, considering the 7nm technological node as a case study. Moreover, for accurate soft error estimation, the authors adop
<p>This book introduces readers to various radiation soft-error mechanisms such as soft delays, radiation induced clock jitter and pulses, and single event (SE) coupling induced effects. In addition to discussing various radiation hardening techniques for combinational logic, the author also describ
In this first part of Volume 3 in the series Advances in CAD for VLSI, circuit analysis, simulation and design are analyzed and discussed at the detailed transistor level. The algorithms and programs involved in VLSI design are now undergoing major change, helping to improve the productivity of CAD