✦ LIBER ✦

An ECL 5000-gate gate array with 190-ps gate delay

✍ Scribed by Tatsuki, M.; Kato, S.; Okabe, M.; Yakushiji, H.; Kuramitsu, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Advanced 5K-gate bipolar gate array with

✍ Suzuki, M.; Okamoto, H.; Horiguchi, S. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 296 KB

A 2500 gate bipolar macrocell array with

✍ Bass, A.S. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 1020 KB

ECL gate arrays ‘have 0.5 ns delay’

📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 134 KB

A 20 K CMOS array with 200-ps gate delay

✍ Boudon, G.; Mollier, P.; Nuez, J.-P.; Wallart, F.; Bhattacharyya, A.; Ogura, S. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 652 KB

A 54000-gate ECL array with substrate po

✍ Kokado, M.; Yoshida, M.; Miyoshi, N.; Suzuki, K.; Takaoka, M.; Tsuzuki, N.; Hara 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 750 KB

A 209 K-transistor ECL gate array with R

✍ Satoh, H.; Nishimura, T.; Tatsuki, M.; Ohba, A.; Hine, S.; Kuramitsu, Y. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 848 KB