✦ LIBER ✦

A 20 K CMOS array with 200-ps gate delay

✍ Scribed by Boudon, G.; Mollier, P.; Nuez, J.-P.; Wallart, F.; Bhattacharyya, A.; Ogura, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Advanced 5K-gate bipolar gate array with

✍ Suzuki, M.; Okamoto, H.; Horiguchi, S. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 296 KB

A 2500 gate bipolar macrocell array with

✍ Bass, A.S. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 1020 KB

A 45 K-gate HEMT array with 35-ps DCFL a

✍ Notomi, S.; Watanabe, Y.; Kosugi, M.; Hanyu, I.; Suzuki, M.; Mimura, T.; Abe, M. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 746 KB

A 6.5-ns GaAs 20×20-b parallel multiplie

✍ Singh, H.P.; Burrier, R.A.; Sadler, R.A. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 602 KB

Field-programmable-gate-array-based time

✍ Kalisz, J.; Szplet, R.; Pasierbinski, J.; Poniecki, A. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 98 KB

A composite CMOS gate array with 4K RAM

✍ Miyahara, N.; Ishikawa, K.; Hamaguchi, S.; Horiguchi, S.; Aoki, M. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 815 KB