✦ LIBER ✦

A composite CMOS gate array with 4K RAM and 128K ROM

✍ Scribed by Miyahara, N.; Ishikawa, K.; Hamaguchi, S.; Horiguchi, S.; Aoki, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 209 K-transistor ECL gate array with R

✍ Satoh, H.; Nishimura, T.; Tatsuki, M.; Ohba, A.; Hine, S.; Kuramitsu, Y. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 848 KB

A 20 K CMOS array with 200-ps gate delay

✍ Boudon, G.; Mollier, P.; Nuez, J.-P.; Wallart, F.; Bhattacharyya, A.; Ogura, S. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 652 KB

A 72 k CMOS track–free gate array with e

✍ Kazuhiro Sawada; Tetsuya Iizuka; Yukinori Uchino; Teruo Kobayashi 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 491 KB

A 128 K×8 70-MHz multiport video RAM wit

✍ Pinkham, R.; Russell, D.; Balistreri, A.; Herndon, T.H.; Anderson, D.; Mehta, A. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 685 KB

A 240K transistor CMOS array with flexib

✍ Takahashi, H.; Sato, S.; Goto, G.; Nakamura, T.; Kikuchi, H.; Shirato, T. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 1023 KB

A 45 K-gate HEMT array with 35-ps DCFL a

✍ Notomi, S.; Watanabe, Y.; Kosugi, M.; Hanyu, I.; Suzuki, M.; Mimura, T.; Abe, M. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 746 KB