✦ LIBER ✦

A 209 K-transistor ECL gate array with RAM

✍ Scribed by Satoh, H.; Nishimura, T.; Tatsuki, M.; Ohba, A.; Hine, S.; Kuramitsu, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A subnanosecond 2000 gate array with ECL

✍ Sato, F.; Takahashi, T.; Misawa, H.; Kimura, K. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 704 KB

A subnanosecond 2000 gate array with ECL

✍ Sato, F.; Takahashi, T.; Misawa, H.; Kimura, K. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 899 KB

A 54000-gate ECL array with substrate po

✍ Kokado, M.; Yoshida, M.; Miyoshi, N.; Suzuki, K.; Takaoka, M.; Tsuzuki, N.; Hara 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 750 KB

A composite CMOS gate array with 4K RAM

✍ Miyahara, N.; Ishikawa, K.; Hamaguchi, S.; Horiguchi, S.; Aoki, M. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 815 KB

A 256-K Bi-CMOS ECL self-timed RAM using

✍ Shigeki Ohbayashi; Toru Shiomi; Tadashi Sumi; Kimio Suzuki; Atsushi Ohba; Hiroki 📂 Article 📅 1992 🏛 John Wiley and Sons 🌐 English ⚖ 812 KB

A 40-ps high electron mobility transisto

✍ Kajii, K.; Watanabe, Y.; Suzuki, M.; Hanyu, I.; Kosugi, M.; Odani, K.; Mimura, T 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 696 KB