✦ LIBER ✦

A subnanosecond 2000 gate array with ECL 100K compatibility

✍ Scribed by Sato, F.; Takahashi, T.; Misawa, H.; Kimura, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A subnanosecond 2000 gate array with ECL

✍ Sato, F.; Takahashi, T.; Misawa, H.; Kimura, K. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 704 KB

A 209 K-transistor ECL gate array with R

✍ Satoh, H.; Nishimura, T.; Tatsuki, M.; Ohba, A.; Hine, S.; Kuramitsu, Y. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 848 KB

A 54000-gate ECL array with substrate po

✍ Kokado, M.; Yoshida, M.; Miyoshi, N.; Suzuki, K.; Takaoka, M.; Tsuzuki, N.; Hara 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 750 KB

A high-speed ECL 100K compatible 64x4 bi

✍ Ernst, H.; Fortsch, W.; Witsch, H.V. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 742 KB

A high speed 64 × 4 bit 100K-compatible

📂 Article 📅 1980 🏛 Elsevier Science 🌐 English ⚖ 138 KB