✦ LIBER ✦

An all-digital phase-locked loop for high-speed clock generation

✍ Scribed by Ching-Che Chung; Chen-Yi Lee

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An all-digital phase-locked loop (ADPLL)

✍ Terng-Yin Hsu; Bai-Jue Shieh; Chen-Yi Lee 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 424 KB

A high lock-in speed digital phase-locke

✍ Shi Hao; Yan Puqiang 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 337 KB

A Phase-Domain All-Digital Phase-Locked

✍ Mendel, S.; Vogel, C.; Da Dalt, N. 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 527 KB

An FPGA-Based Linear All-Digital Phase-L

✍ Kumm, M.; Klingbeil, H.; Zipf, P. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 548 KB

Digital Phase-Locked Loops Open New Aven

✍ Kinget, P. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 572 KB

High-speed pull-in of a digital phase-lo

✍ Takashi Inoue; Manabu Tokunaga; Shinsaku Mori 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 571 KB