✦ LIBER ✦

An FPGA-Based Linear All-Digital Phase-Locked Loop

✍ Scribed by Kumm, M.; Klingbeil, H.; Zipf, P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Phase-domain all-digital phase-locked lo

✍ Staszewski, R.B. ;Balsara, P.T. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 209 KB

Design and Research of Improved Digital

✍ Junming Ye; Guangxiang Zhou; Haiyan Liu 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 347 KB

Design and Research of Improved Digital

✍ Junming Ye; Guangxiang Zhou; Haiyan Liu 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 347 KB

All-digital DSP-based phase-locked loop

✍ Martín-Segura, Guillermo ;Sala-Pérez, Pau ;Ferrater-Simón, Coia ;López-Mestre, J 📂 Article 📅 2012 🏛 Wiley (John Wiley & Sons) 🌐 English ⚖ 857 KB

All digital phase-locked loop with a wid

✍ Hiroomi Hikawa; Nanning Zheng; Shinsaku Moris 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 551 KB

A Design Procedure for All-Digital Phase

✍ Kratyuk, Volodymyr ;Hanumolu, Pavan Kumar ;Moon, Un-Ku ;Mayaram, Kartikeya 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 175 KB