✦ LIBER ✦

A Phase-Domain All-Digital Phase-Locked Loop Architecture Without Reference Clock Retiming

✍ Scribed by Mendel, S.; Vogel, C.; Da Dalt, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Phase-domain all-digital phase-locked lo

✍ Staszewski, R.B. ;Balsara, P.T. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 209 KB

All digital phase-locked loop with a wid

✍ Hiroomi Hikawa; Nanning Zheng; Shinsaku Moris 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 551 KB

A Design Procedure for All-Digital Phase

✍ Kratyuk, Volodymyr ;Hanumolu, Pavan Kumar ;Moon, Un-Ku ;Mayaram, Kartikeya 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 175 KB

A low power time-to-digital converter fo

✍ Guangming Yu; Yu Wang; Huazhong Yang 📂 Article 📅 2011 🏛 SP Science Press 🌐 English ⚖ 301 KB

A 0.6-V 800-MHz All-Digital Phase-Locked

✍ Cheng, Kuo-Hsing; Liu, Jen-Chieh; Huang, Hong-Yi 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 970 KB

A 40-GHz Fast-Locked All-Digital Phase-L

✍ Chao-Ching Hung; Shen-Iuan Liu 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 604 KB