✦ LIBER ✦

A low power time-to-digital converter for all-digital phase-locked loop

✍ Scribed by Guangming Yu; Yu Wang; Huazhong Yang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low-power CMOS time-to-digital convert

✍ Raisanen-Ruotsalainen, E.; Rahkonen, T.; Kostamovaara, J. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 783 KB

All digital phase-locked loop with a wid

✍ Hiroomi Hikawa; Nanning Zheng; Shinsaku Moris 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 551 KB

All-digital DSP-based phase-locked loop

✍ Martín-Segura, Guillermo ;Sala-Pérez, Pau ;Ferrater-Simón, Coia ;López-Mestre, J 📂 Article 📅 2012 🏛 Wiley (John Wiley & Sons) 🌐 English ⚖ 857 KB

A Design Procedure for All-Digital Phase

✍ Kratyuk, Volodymyr ;Hanumolu, Pavan Kumar ;Moon, Un-Ku ;Mayaram, Kartikeya 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 175 KB

A 0.6-V 800-MHz All-Digital Phase-Locked

✍ Cheng, Kuo-Hsing; Liu, Jen-Chieh; Huang, Hong-Yi 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 970 KB

A digital phase-locked loop for stuffing

✍ Yoshinori Rokugo; Masataka Goto; Botaro Hirosaki 📂 Article 📅 1992 🏛 John Wiley and Sons 🌐 English ⚖ 694 KB