✦ LIBER ✦

An all-digital phase-locked loop (ADPLL)-based clock recovery circuit

✍ Scribed by Terng-Yin Hsu; Bai-Jue Shieh; Chen-Yi Lee

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An all-digital phase-locked loop for hig

✍ Ching-Che Chung; Chen-Yi Lee 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 414 KB

An FPGA-Based Linear All-Digital Phase-L

✍ Kumm, M.; Klingbeil, H.; Zipf, P. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 548 KB

Phase Noise Analysis of Clock Recovery B

✍ Zibar, D.; Mork, J.; Oxenlowe, L.K.; Clausen, A.T. 📂 Article 📅 2007 🏛 Optical Society of America 🌐 English ⚖ 587 KB

A Phase-Domain All-Digital Phase-Locked

✍ Mendel, S.; Vogel, C.; Da Dalt, N. 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 527 KB

80Gb/s clock recovery with phase locked

✍ Zhu, G.; Wang, Q.; Dong, H.; Sun, H.; Dutta, N. K. 📂 Article 📅 2004 🏛 Optical Society of America 🌐 English ⚖ 121 KB

All-digital DSP-based phase-locked loop

✍ Martín-Segura, Guillermo ;Sala-Pérez, Pau ;Ferrater-Simón, Coia ;López-Mestre, J 📂 Article 📅 2012 🏛 Wiley (John Wiley & Sons) 🌐 English ⚖ 857 KB