๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

[ACM Press the 18th annual ACM/SIGDA international symposium - Monterey, California, USA (2010.02.21-2010.02.23)] Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '10 - Maximizing area-constrained partial fault tolerance in reconfigurable logic

โœ Scribed by Foster, David L.; Hanna, Darrin M.

Book ID
127139925
Publisher
ACM Press
Year
2010
Tongue
English
Weight
300 KB
Category
Article
ISBN
160558911X

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

[ACM Press the 18th annual ACM/SIGDA int
[ACM Press the 18th annual ACM/SIGDA international symposium - Monterey, California, USA (2010.02.21-2010.02.23)] Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '10 - FPMR
โœ Shan, Yi; Wang, Bo; Yan, Jing; Wang, Yu; Xu, Ningyi; Yang, Huazhong ๐Ÿ“‚ Article ๐Ÿ“… 2010 ๐Ÿ› ACM Press ๐ŸŒ English โš– 903 KB

Machine learning and data mining are gaining increasing attentions of the computing society. FPGA provides a highly parallel, low power, and flexible hardware platform for this domain, while the difficulty of programming FPGA greatly limits its prevalence. MapReduce is a parallel programming framewo

[ACM Press the 2007 ACM/SIGDA 15th inter
[ACM Press the 2007 ACM/SIGDA 15th international symposium - Monterey, California, USA (2007.02.18-2007.02.20)] Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays - FPGA '07 - GlitchLess
โœ Lamoureux, Julien; Lemieux, Guy G.; Wilton, Steven J. E. ๐Ÿ“‚ Article ๐Ÿ“… 2007 ๐Ÿ› ACM Press ๐ŸŒ English โš– 433 KB

This paper describes a technique that reduces dynamic power in FPGAs by reducing the number of glitches in the global routing resources. The technique involves adding programmable delay elements within the logic blocks of an FPGA to programmably align the arrival times of early-arriving signals to t