✦ LIBER ✦

A transistor-island growing algorithm in a CMOS cell pattern generation

✍ Scribed by Yoichi Shiraishi; Jun'Ya Sakemi; Makoto Kutsuwada; Akira Tsukizoe

Book ID: 112079478
Publisher: John Wiley and Sons
Year: 1992
Tongue: English
Weight: 935 KB
Volume: 75
Category: Article
ISSN: 1042-0967
DOI: 10.1002/ecjc.4430750508

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A fast transistor-chaining algorithm for

A fast transistor-chaining algorithm for CMOS cell layout

✍ Hwang, C.-Y.; Hsieh, Y.-C.; Lin, Y.-L.; Hsu, Y.-C. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 607 KB

A new hierarchical algorithm for transis

A new hierarchical algorithm for transistor placement in CMOS macro cell design

✍ Toshiyuki Sadakane; Hiroomi Nakao; Masayuki Terai; Kaoru Okazaki; Isao Ohkura 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 494 KB 👁 1 views

We have proposed a new algorithm of transistor placement in the layout generation of CMOS macro cell design. In this algorithm, logic gates are extracted from the given net list at the transistor level and hierarchical placement is performed using it as a unit. First, for each logic gate, several ca

Cell height driven transistor sizing in

Cell height driven transistor sizing in a cell based static CMOS module design

✍ How-Rern Lin; Yu-Chin Hsu; TingTing Hwang 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 972 KB

A loadless CMOS four-transistor SRAM cel

A loadless CMOS four-transistor SRAM cell in a 0.18-μm logic technology

✍ Noda, K.; Matsui, K.; Takeda, K.; Nakamura, N. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 134 KB

Design methodology of CMOS algorithmic c

Design methodology of CMOS algorithmic current A/D converters in view of transistor mismatches

✍ Wang, Z. 📂 Article 📅 1991 🏛 IEEE ⚖ 853 KB

Cell interactions in the generation of c

Cell interactions in the generation of chaetae pattern inDrosophila

✍ Moscoso del Prado, J. ;Garcia-Bellido, A. 📂 Article 📅 1984 🏛 Springer-Verlag 🌐 English ⚖ 579 KB