✦ LIBER ✦

Cell height driven transistor sizing in a cell based static CMOS module design

✍ Scribed by How-Rern Lin; Yu-Chin Hsu; TingTing Hwang

Book ID: 119774544
Publisher: IEEE
Year: 1996
Tongue: English
Weight: 972 KB
Volume: 31
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.509849

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of a ternary static memory cell u

Design of a ternary static memory cell using carbon nanotube-based transistors

✍ You, K.; Nepal, K. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 359 KB

A new hierarchical algorithm for transis

A new hierarchical algorithm for transistor placement in CMOS macro cell design

✍ Toshiyuki Sadakane; Hiroomi Nakao; Masayuki Terai; Kaoru Okazaki; Isao Ohkura 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 494 KB 👁 1 views

We have proposed a new algorithm of transistor placement in the layout generation of CMOS macro cell design. In this algorithm, logic gates are extracted from the given net list at the transistor level and hierarchical placement is performed using it as a unit. First, for each logic gate, several ca

Low Area/Power Synthesis Using Hybrid Pa

Low Area/Power Synthesis Using Hybrid Pass Transistor/CMOS Logic Cells in Standard Cell-Based Design Environment

✍ Shen-Fu Hsiao; Ming-Yu Tsai; Chia-Sheng Wen 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 780 KB

A novel low-power full-adder cell with n

A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter

✍ K. Navi; V. Foroutan; M. Rahimi Azghadi; M. Maeen; M. Ebrahimpour; M. Kaveh; O. 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 646 KB

A practical high-latchup immunity design

A practical high-latchup immunity design methodology for internal circuits in the standard cell-based CMOS/BiCMOS LSIs

✍ Aoki, T. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 517 KB