✦ LIBER ✦

A Test Time Reduction Algorithm for Test Architecture Design for Core-Based System Chips

✍ Scribed by Sandeep Kumar Goel; Erik Jan Marinissen

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Secure Scan: A Design-for-Test Architect

✍ Bo Yang; Kaijie Wu; Karri, R. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 206 KB

Logic Built-In Self-Test for Core-Based

✍ George, K.; Chen, C.-I.H. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 984 KB

CAS-BUS: A Test Access Mechanism and a T

✍ Mounir Benabdenbi; Walid Maroufi; Meryem Marzouki 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 888 KB

Integrated LFSR Reseeding, Test-Access O

✍ Zhanglei Wang; Chakrabarty, K.; Seongmoon Wang 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 921 KB

Thermal-Safe Test Scheduling for Core-Ba

✍ Rosinger, P.; Al-Hashimi, B.M.; Chakrabarty, K. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 418 KB

Test Time Minimization for Hybrid BIST o

✍ Gert Jervan; Petru Eles; Zebo Peng; Raimund Ubar; Maksim Jenihhin 📂 Article 📅 2006 🏛 Springer 🌐 English ⚖ 411 KB