๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Test Time Minimization for Hybrid BIST of Core-Based Systems

โœ Scribed by Gert Jervan; Petru Eles; Zebo Peng; Raimund Ubar; Maksim Jenihhin


Book ID
106577802
Publisher
Springer
Year
2006
Tongue
English
Weight
411 KB
Volume
21
Category
Article
ISSN
1000-9000

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


Test response reuse-based SoC core test
โœ Jingbo Shao; Guangsheng Ma; Zhi Yang; Ruixue Zhang ๐Ÿ“‚ Article ๐Ÿ“… 2008 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 308 KB

This paper presents a novel approach to system-on-a-chip (SoC) core test compression and test scheduling. Every test set is compressed through the test responses of its preceding core in preprocessing step by simulation. Consequently, under our method the test sets contain two parts: (1) the test s