✦ LIBER ✦

A test methodology for wafer scale system

✍ Scribed by Landis, D.L.

Book ID: 119777557
Publisher: IEEE
Year: 1992
Tongue: English
Weight: 742 KB
Volume: 11
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.108620

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

EXPERIMENTAL METHODOLOGIES FOR LARGE-SCA

EXPERIMENTAL METHODOLOGIES FOR LARGE-SCALE SYSTEMS: A SURVEY

✍ GUSTEDT, JENS; JEANNOT, EMMANUEL; QUINSON, MARTIN 📂 Article 📅 2009 🏛 World Scientific Publishing Company 🌐 English ⚖ 695 KB

Tunable two-mirror interference lithogra

Tunable two-mirror interference lithography system for wafer-scale nanopatterning

✍ Mao, Weidong; Wathuthanthri, Ishan; Choi, Chang-Hwan 📂 Article 📅 2011 🏛 Optical Society of America 🌐 English ⚖ 383 KB

A GHz wafer prober for electron beam tes

A GHz wafer prober for electron beam testing on a ps time scale

✍ R. Schmitt; D. Winkler; M. Brunner; B. Lischke; G. Winter 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 516 KB

Software methodology for a large-scale i

Software methodology for a large-scale integrated CAD/CAM system

✍ W.L. Chung 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 134 KB

A systematic approach is essential in the design of complex buildings. Oxford Regional Health Authority have developed an integrated building and CAD system. The building system consists of pre-determined building and engineering elements with the CAD system providing power assisted assembly, evalua

A cost-effective wafer-level reliability

A cost-effective wafer-level reliability test system for integrated circuit makers

✍ Summer Fan-Chung Tseng; Wei-Ting Kary Chien; Excimer Gong; Bing-Chu Cai 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 986 KB

A hierarchical test methodology for syst

A hierarchical test methodology for systems on chip

✍ Jin-Fu Li; Hsin-Jung Huang; Jeng-Bin Chen; Chih-Pin Su; Cheng-Wen Wu; Chuang Che 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 396 KB