✦ LIBER ✦

A self-testing dynamic RAM chip

✍ Scribed by Younggap You; Hayes, J.P.

Book ID: 114595085
Publisher: IEEE
Year: 1985
Tongue: English
Weight: 843 KB
Volume: 32
Category: Article
ISSN: 0018-9383
DOI: 10.1109/t-ed.1985.21971

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

4757503 Self-testing dynamic RAM

✍ JohnP Hayes; Younggap You 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 52 KB

A RAM architecture for concurrent access

A RAM architecture for concurrent access and on chip testing

✍ Liu, J.-C.; Shin, K.G. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 711 KB

Programmable built-in self-testing of em

Programmable built-in self-testing of embedded RAM clusters in system-on-chip architectures

✍ Benso, A.; Di Carlo, S.; Di Natale, G.; Prinetto, P.; Bodoni, M.L. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 550 KB

A static RAM chip with on-chip error cor

A static RAM chip with on-chip error correction

✍ Chiueh, T.-D.; Goodman, R.M.; Sayano, M. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 572 KB

Decoupling capacitor of substrate bias v

Decoupling capacitor of substrate bias voltage on dynamic MOS RAM chip

✍ Makoto Taniguchi; Michihiro Yamada; Masaki Kumanoya; Toshifumi Kobayashi; Takano 📂 Article 📅 1982 🏛 John Wiley and Sons 🌐 English ⚖ 508 KB

A review of RAM testing methodologies

✍ A. Corsi; C Morandi 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 800 KB

Thefoundationsof RAM testing theoryarereviewed andseveraltest procedures designed to cover logical faults are examined in the light of experience of problems most frequently encountered.Widely used test patterns,derived on the basis of simple considerations,are analysed within the framework of the a