✦ LIBER ✦

A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator

✍ Scribed by HeungJun Jeon; Yong-Bin Kim

Book ID: 106342897
Publisher: Springer
Year: 2011
Tongue: English
Weight: 748 KB
Volume: 70
Category: Article
ISSN: 0925-1030
DOI: 10.1007/s10470-011-9687-5

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An improved low offset latch comparator

An improved low offset latch comparator for high-speed ADCs

✍ Khosrov Dabbagh Sadeghipour 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 777 KB

Circuit Design of a High Speed and Low P

Circuit Design of a High Speed and Low Power CMOS Continuous-time Current Comparator

✍ Lu Chen; Bingxue Shi; Chun Lu 📂 Article 📅 2001 🏛 Springer 🌐 English ⚖ 78 KB

Low-voltage, high-speed CMOS analog latc

Low-voltage, high-speed CMOS analog latched voltage comparator using the “flipped voltage follower” as input stage

✍ Hugues J. Achigui; Christian Fayomi; Daniel Massicotte; Mounir Boukadoum 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 573 KB

The design and characterization of a low-voltage, high-speed CMOS analog latched voltage comparator based on the flipped voltage follower (FVF) cell and input signal regeneration is presented. The proposed circuit consists of a differential input stage with a common-mode signal detector, followed by

A high-speed, low-power SOI CMOS circuit

A high-speed, low-power SOI CMOS circuit with variable threshold voltages

✍ Hisayuki Higuchi; Takahide Ikeda 📂 Article 📅 2001 🏛 John Wiley and Sons 🌐 English ⚖ 276 KB

Bandwidth optimization of a low power, h

Bandwidth optimization of a low power, high speed CMOS current op amp

✍ Erik Bruun 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 809 KB

High performance low power CMOS dynamic

High performance low power CMOS dynamic logic for arithmetic circuits

✍ Victor Navarro-Botello; Juan A. Montiel-Nelson; Saeid Nooshabadi 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 296 KB