𝔖 Bobbio Scriptorium

✦ LIBER ✦

A new CMOS NAND logic circuit for reducing hot-carrier problems

✍ Scribed by Heung-Joon Park; Kwyro Lee; Choong-Ki Kim

Book ID: 119774235
Publisher: IEEE
Year: 1989
Tongue: English
Weight: 648 KB
Volume: 24
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.34090

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Hot-carrier-reliability design guideline

Hot-carrier-reliability design guidelines for CMOS logic circuits

✍ Quader, K.N.; Minami, E.R.; Wei-Jen Ko; Ko, P.K.; Chenming Hu 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 934 KB

A new test structure for direct measurem

A new test structure for direct measurement of hot-carrier stress effects on CMOS circuit performance

✍ Hu, S.C.; Brassington, M.P. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 196 KB

A new type of computer for problems in p

A new type of computer for problems in propositional logic, with greatly reduced scanning procedures

✍ Colin Cherry; P.K.T. Vaswani 📂 Article 📅 1961 🏛 Elsevier Science ⚖ 664 KB

Surface accumulation Layer transistor (S

Surface accumulation Layer transistor (SALTran): a new bipolar transistor for enhanced current gain and reduced hot-carrier degradation

✍ Kumar, M.J.; Parihar, V. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 325 KB

[IEEE 2013 International Conference on T

[IEEE 2013 International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAEECE) - Konya, Turkey (2013.05.9-2013.05.11)] 2013 The International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAEECE) - A unique technique for reducing the effects of hot-carrier induced degradations in CMOS bistable circuits for fault tolerant VLSI design

✍ Das, A.G.M. 📂 Article 📅 2013 🏛 IEEE ⚖ 588 KB