✦ LIBER ✦

Hot-carrier-reliability design guidelines for CMOS logic circuits

✍ Scribed by Quader, K.N.; Minami, E.R.; Wei-Jen Ko; Ko, P.K.; Chenming Hu

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design considerations for CMOS digital c

✍ Leblebici, Y. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 938 KB

Hot-carrier-related device reliability f

✍ Weber, W; Thewes, R 📂 Article 📅 1995 🏛 Institute of Physics 🌐 English ⚖ 947 KB

A new CMOS NAND logic circuit for reduci

✍ Heung-Joon Park; Kwyro Lee; Choong-Ki Kim 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 648 KB

CMOS logic circuit optimum design for ra

✍ Hatano, H.; Shibuya, M. 📂 Article 📅 1983 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 446 KB

Nitrided gate-oxide CMOS technology for

✍ Takashi Hori 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 642 KB

Design of multioutput CMOS combinational

✍ Kundu, S. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 585 KB