✦ LIBER ✦

A modeling technique for CMOS gates

✍ Scribed by Chatzigeorgiou, A.; Nikolaidis, S.; Tsoukalas, I.

Book ID: 115462675
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 474 KB
Volume: 18
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.759070

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design for testability techniques for CM

Design for testability techniques for CMOS combinational gates

✍ Buonanno, G.; Lombardi, F.; Sciuto, D.; Shen, Y.-N. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 630 KB

Modeling the “Effective capacitance” for

Modeling the “Effective capacitance” for the RC interconnect of CMOS gates

✍ Qian, J.; Pullela, S.; Pillage, L. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 1012 KB

Gate-level body biasing technique for hi

Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates

✍ P. Corsonello; M. Lanuzza; S. Perri 📂 Article 📅 2012 🏛 John Wiley and Sons 🌐 English ⚖ 219 KB

A new modeling technique for mixed-mode

A new modeling technique for mixed-mode simulation of CMOS circuits

✍ Ganesh Samudra; Teng Kiat Lee 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 691 KB

An efficient and accurate simulation of digital circuits is of utmost importance in VLSI design to correctly predict timing performance and to accurately predict electrical waveform at all the nodes which link to analog blocks. To achieve this objective, an improved technique to correctly model the

A low-temperature metal-doping technique

A low-temperature metal-doping technique for engineering the gate electrode of replacement metal gate CMOS transistors

✍ J. Pan; C. Woo; M. Ngo; P. Besser; J. Pellerin; Qi Xiang; Ming-ren Lin 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 255 KB

A compact gate-level energy and delay mo

A compact gate-level energy and delay model of dynamic CMOS gates

✍ Rossello, J.L. ;de Benito, C. ;Segura, J. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 212 KB