## Abstract A 5.2 GHz, 0.43 V voltage‐controlled oscillator (VCO) is designed and implemented in a 0.18 μm CMOS 1P6M process. The designed circuit topology consists of two parallel LC resonators in series with the gates of negative differential resistance transistors. At the supply voltage of 0.43
A low voltage highly linear 24-GHz down conversion mixer in 0.18-μm CMOS
✍ Scribed by Masum Hossain; Brian M. Frank; Yahia M. Antar
- Publisher
- John Wiley and Sons
- Year
- 2007
- Tongue
- English
- Weight
- 353 KB
- Volume
- 49
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
A K‐band low voltage, highly linear folded Gilbert cell mixer in 0.18‐μm CMOS is presented. An optimization technique been introduced which is particularly applicable to Gilbert cell type mixers. This technique has been experimentally verified with a down conversion mixer fabricated in a 0.18‐μm CMOS process. Utilizing PMOS devices in the transconductance stage and using a 2‐V supply voltage, the mixer can down convert from 24 GHz to 10 MHz with an input referred third order intercept of +20 dBm and a conversion gain of 2 dB. © 2007 Wiley Periodicals, Inc. Microwave Opt Technol Lett 49: 2547–2552, 2007; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.22759
📜 SIMILAR VOLUMES
## Abstract In this article, a 24‐GHz VCO composed of a 12‐GHz VCO and an active frequency doubler is presented. This work is implemented by using the 0.18‐μm 1P6M CMOS process. The VCO and active frequency doubler with a 1.5 V supply consume 30 mA. The phase noise of measurement is −107.5 dBc/Hz a
## Abstract New fully integrated, multiband octa‐phase LC VCOs are presented. The VCO is composed of four identical differential VCOs and implemented in a 0.18‐μm TSMC CMOS process. Four individual VCOs are connected by a series‐coupling transistor to obtain the octa‐phase signal and low phase nois
## Abstract The design of a 10‐GHz voltage‐controlled oscillator (VCO) for synchronous optical network (SONET) applications is presented in this paper. The circuit is fabricated in 0.18‐μm RF CMOS process and it has a phase noise of −95 dBc/Hz at 1‐MHz offset and a very low power consumption of 2.5
## Abstract A concurrent 2.4/5.2‐GHz dual‐band monolithic low‐noise amplifier implemented with a 0.18‐μm mixed‐signal CMOS technology is reported for the first time. This LNA only consumed 3‐mW power, and achieved minimum noise figures of 3.3 and 3.26 dB and 2.4 and 5.2 GHz, respectively. Input and