✦ LIBER ✦

A Josephson 4 bit RALU for a prototype computer

✍ Scribed by Nakagawa, H.; Kosaka, S.; Kawamura, H.; Kurosawa, I.; Aoyagi, M.; Hamazaki, Y.; Okada, Y.; Takada, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Josephson address control unit IC for a

✍ Kosaka, S.; Nakagawa, H.; Kawamura, H.; Okada, Y.; Hamazaki, Y.; Aoyagi, M.; Kur 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 634 KB

A subnanosecond clock Josephson 4-bit pr

✍ Kotani, S.; Imamura, T.; Hasuo, S. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 809 KB

A 4-bit Josephson data processor chip

✍ Hatano, Y.; Yano, S.; Mori, H.; Yamada, H.; Hirano, M.; Kawabe, U. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 817 KB

A 4-bit×4-bit multiplier and 3-bit count

✍ Hatano, Y.; Harada, Y.; Yamashita, K.; Tarutani, Y.; Kawabe, U. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 1007 KB

A 280-ps Josephson 4-bitx4-bit parallel

✍ Sone, J.; Tsai, J.; Abe, H. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 939 KB

A simulator for a bit-slice computer

✍ Distler, R.J. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 329 KB