✦ LIBER ✦

A 4-bit×4-bit multiplier and 3-bit counter in Josephson threshold logic

✍ Scribed by Hatano, Y.; Harada, Y.; Yamashita, K.; Tarutani, Y.; Kawabe, U.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 280-ps Josephson 4-bitx4-bit parallel

✍ Sone, J.; Tsai, J.; Abe, H. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 939 KB

Bit error rate for 4-DPSK in fast Rician

✍ Neul, A. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 277 KB

A 4-GS/s 8-bit two-channel time-interlea

✍ Jiang, Fan; Wu, DanYu; Zhou, Lei; Wu, Jin; Jin, Zhi; Liu, XinYu 📂 Article 📅 2013 🏛 Science in China Press (SCP) 🌐 English ⚖ 754 KB

A 14-bit delta-sigma ADC with 8× OSR and

✍ Ruoxin Jiang; Fiez, T.S. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 929 KB

The Definitive Guide to Arm® Cortex®-M3

✍ , 📂 Article 📅 2014 🏛 Elsevier ⚖ 28 KB

A 1.5-GS/s Flash ADC With 57.7-dB SFDR a

✍ Pernillo, J.; Flynn, M.P. 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 573 KB