𝔖 Bobbio Scriptorium

✦ LIBER ✦

A 4-GS/s 8-bit two-channel time-interleaved folding and interpolating ADC

✍ Scribed by Jiang, Fan; Wu, DanYu; Zhou, Lei; Wu, Jin; Jin, Zhi; Liu, XinYu

Book ID: 121378525
Publisher: Science in China Press (SCP)
Year: 2013
Tongue: English
Weight: 754 KB
Volume: 57
Category: Article
ISSN: 1674-733X
DOI: 10.1007/s11432-013-5019-y

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 1-GS/s 6-bit folding and interpolating

A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS

✍ Li Lin; Junyan Ren; Kai Zhu; Fan Ye 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 793 KB

An 8-bit 10 MS/s folding and interpolati

An 8-bit 10 MS/s folding and interpolating ADC using the continuous-time auto-zero technique

✍ Ming-Huang Liu; Shen-Iuan Liu 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 166 KB

[IEEE 2013 IEEE International Conference

[IEEE 2013 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC) - Hong Kong, Hong Kong (2013.06.3-2013.06.5)] 2013 IEEE International Conference of Electron Devices and Solid-state Circuits - A 6Bit 3GS/s two-channel time interleaved interpolating flash ADC

✍ YI-Cheng Chen, ; Jyun-Syong Lai, ; Zhi-Ming Lin, 📂 Article 📅 2013 🏛 IEEE ⚖ 709 KB

[IEEE 2007 14th IEEE International Confe

[IEEE 2007 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS '07) - Marrakech (2007.12.11-2007.12.14)] 2007 14th IEEE International Conference on Electronics, Circuits and Systems - A 10-bit, 1.8-GS/s Time-Interleaved Pipeline ADC

✍ Hakkarainen, V.; Rantala, A.; Aho, M.; Riikonen, J.; Gomes-Martin, D.; Aberg, M. 📂 Article 📅 2007 🏛 IEEE ⚖ 560 KB

[IEEE 2011 IEEE Asian Solid-State Circui

[IEEE 2011 IEEE Asian Solid-State Circuits Conference (A-SSCC) - Jeju, South Korea (2011.11.14-2011.11.16)] IEEE Asian Solid-State Circuits Conference 2011 - A 7-bit 1.5-GS/s time-interleaved SAR ADC with dynamic track-and-hold amplifier

✍ Akita, Ippei; Furuta, Masanori; Matsuno, Junya; Itakura, Tetsuro 📂 Article 📅 2011 🏛 IEEE ⚖ 525 KB

[IEEE 2013 IEEE 4th Latin American Sympo

[IEEE 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS) - Cusco (2013.2.27-2013.3.1)] 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS) - 7-bit 2.56 GS/s folding ADC with nanometric compatible architecture by using a high dynamic I/O folding amplifier

✍ Martinez, L. A. C.; Flores-Verdad, G. E. 📂 Article 📅 2013 🏛 IEEE ⚖ 713 KB